First Named Inventor	Frankie F. Roohparvar	
Serial No.	Unknown	INFORMATION
Filing Date	Filed herewith	DISCLOSURE
Group Art Unit	Unknown	STATEMENT
Examiner Name	Unknown	
Confirmation No.	Unknown	
Attorney Docket No.	400.008US02	
Title: SYNCHRONOU	JS FLASH MEMORY	

Commissioner for Patents

M.S.: Patent Application

P. O. Box 1450

Alexandria, VA 22313-1450

In compliance with 37 C.F.R. §§ 1.56 and 1.97, et seq., the enclosed materials are brought to the attention of the Examiner for consideration in connection with the above-identified Application. Applicant respectfully requests that this Information Disclosure Statement be entered and the references listed on the attached Form 1449 be considered by the Examiner and made of record. Pursuant to MPEP §609, Applicant further requests that the Examiner initial next to each reference on the Form 1449 to indicate that the listed references have been considered. Applicant further requests that a copy of the initialed Form 1449 be returned with the next official communication.

Further pursuant to MPEP §609, because all of the references listed on the attached Form 1449 have been previously submitted and made of record in the parent application, U.S. Patent Application 09/627,682, filed July 28, 2000, copies of the references previously made of record in the parent application are not submitted herewith.

If the Examiner has any questions or concerns regarding this application, please contact the undersigned at the number listed below.

Respectfully submitted,

Date: $\frac{2/25/69}{4}$ Andrew C. Walseth

Reg. No. 43,234

Attorneys for Applicant Leffert Jay & Polglaze, P.A. P.O. Box 581009 Minneapolis, MN 55458-1009

T - 612/312-2200

F - 612/312 - 2250

Applicant(s) Frankie Roohparvar Serial No. Unknown Filing Date Filed herewith Group Art Unit Unknown Examiner Name Unknown Attorney Docket No. 400.008US02

INFORMATION DISCLOSURE STATEMENT FORM PTO-1449

Title: SYNCHRONOUS FLASH MEMORY Sheet 1 of 1

U.S. Patent References					
Examiner Initials	Document No.	Issue/Publication Date	Name	Filing Date	
	5,041,886	08/20/1991	Lee	09/25/1989	
	5,440,632	08/08/1995	Bacon	03/28/1994	
	5,537,354	07/16/1996	Mochizuki et al.	12/14/1994	
	5,586,081	12/17/1996	Mills et al.	05/23/1995	
	5,600,605	02/04/1997	Schaefer	06/07/1995	
	5,666,321	09/09/1997	Schaefer	09/01/1995	
	5,696,917	12/09/1997	Mills et al.	06/03/1994	
	5,751,039	05/12/1998	Kauffman et al.	09/19/1997	
	5,754,838	05/19/1998	Shibata et al.	12/21/1995	
	5,787,457	07/28/1998	Miller et al.	10/18/1996	
	5,822,256	10/13/1998	Bauer et al.	03/05/1997	
	5,936,903	08/10/1999	Jeng et al.	08/07/1998	
	5,986,943	11/16/1999	Isa	11/22/1996	
	5,995,438	11/30/1999	Jeng, et al.	08/07/1998	
	6,026,465	02/15/2000	Mills et al.	06/18/1997	
<u> </u>	6,137,133	10/24/2000	Kauffman et al.	05/11/1998	
	6,141,247	10/31/2000	Roohparvar et al.	12/21/1998	
	6,266,282	07/24/2001	Hwang et al.	08/12/1999	

Foreign Patent References							
Examiner Initials	Foreign Pat	ent	Name	Publication Date	T?		
	Country	No.					
					- 1		

Other References				
Examiner Initials	Author, Title, Date, Pages, etc.			
	Keeth, et al., "DRAM circuit design: a tutorial," IEEE Press, 2001, pp.16-23, 142-153			
	Micron Semiconductor Products, Inc., "2Mb, Smart 5 BIOS-Optimized Boot Block			
	Flash Memory," Flash Memory www.micron.com, copyright 2000, Micron			
	Technology, Inc., pp. 1-12			
	Micron, "16 Mb: x16 SDRAM" Synchronous DRAM, www.micron.com, copyright			
	1999 Micron Technology, Inc., pp. 1-51			

Examiner Signature	Date Considered	
*Examiner: Initial if citation considered, whether or not citation is in conformar		: Draw line through citation if not